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The invention relates to an inverted geometry transis-
tor wherein the emitter is buried within the substrate
The transistor can be fabricated as a part of a mono-
lithic integrated circuit and is particularly suited for use
in applications where it is desired to employ low actuat-
ing voltages. The transistor may employ the same dop-
ing levels in the collector and emitter, so these connec-
tions can be reversed
8 Claims, 16 Drawing Figures
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COAXIAL INVERTED GEOMETRY TRANSISTOR can be reversed with high current gam in both direc-
HAVING BURIED EMITTER tions
The invention described herein was made in the per- In accordance with the present invention, the emitter
formance of work under a NASA contract and is sub- is diffused before the collector so that the emitter,
ject to the provisions of Section 305 of the National 5 which has a low resistance, has a long path and the col-
Aeronautics and Space Act of 1958, Public Law lector, which has a high resistance, has a short path
85-568 (72 Stat 435, 42U.S C 2457) This inverted geometry also gives a high stable current
BACKGROUND OF THE INVENTION 8am It does not require isolation diffusion for
grounded emitter amplifiers and lends itself to emitter-
1. Field of the Invention 10 coupled grounded emitter amplifiers without isolation
Transistor structure in integrated circuits diffusion utilizing complementary NPN-PNP transis-
2. Description of the Prior Art-
 tors
Transistor structures in integrated circuits are well The transistors of the present invention have a cen-
known but in the past such transistor circuits have re-
 trai coaxial base which extends through the collector,
quired relatively high actuating voltages. For instance, 15
 The action th^gi, fae transistor is mostly vertical
diffused integrated circuits ordinarily require about In some embodiments of the invention, the collector
five volts for their operation and saturation voltages are
 and emitter m ^^ equally and uniformly doped, par-
on the order of 1.5 volts. In many instrumentation op- ticularly when it is desired to have a bilateral symmetri-
erations, such as biological implant telemetry, wind
 ca] translstor It is ^ p^we to reduce the collector
tunnel telemetry, wireless remote monitoring, and 20
 d()pant ,eve] MQW ^  of ^ emittef fa order tQ m
other battery-powered applications it is common to
 crease the breakdown voltage ^ decrease the base-
use a battery voltage of only 1.35 volts. Known transis-
 width modulation effects. Such devices Wlth une ,
tor structures are not suitable for applications where
 d ,evek ,ack bi,ateral symmetr^ but ate bilat.
only very low voltages are available or desirable.
 era], wjth ^ ^n m ^  modes
In the past, such integrated circuit transistors have 25
 fa accordance with ^ nt inventlon> vanous
been made with the emitter on top The devices of the
 methods of ^^ ^^ adjacent dey)ces can fae
present invention differ primarily from prior-art de-
 used ^ a ferred embodllnent of ^  .nvention, junc-
vices in that the collector is on top and the emitter is ^ ^
 K , d while fa other embodiments
buned ,n the substrate, and the base connection, emit- isolation, using silicon dioxide, may be em-
ter, and collector are coaxial. 30 . . .
 A ' .
 B
.. - . . 'ployed In another embodiment of the invention, the
SUMMARY OF THE INVENTION devices can be electrically isolated from each other by
The primary object of the present invention is to pro- «***"« f ann«k, between *e «*"*. devicesf <etch-
vide a monolithic integrated circuit transistor which ,s oxlde isolatlon>,In,stl11 another embodiment of the ,„-
relatively easy to fabncate by known integrated circuit 35 vention, particularly suitable when higher voltages are
techniques but which will operate at much lower volt- ™P'°yed with etch-oxide isolation, the emitter con-
ages and at higher current gains than integrated circuit nectl°"IS not brou«ht °,ut at *" J°P surface °f **tran'
transistors heretofore known. For instance, transistors SIStor but IS connected below the surface for greater
can be made in accordance with the present invention isolation from the collector
with a collector-emitter saturation voltage which does 40 BRIEF DESCRIPTION OF THE DRAWINGS
not exceed 5 millivolts. Such transistors can operate at
microampere current levels with current gain in the FIG l 1S a Plan ™» of a trawhtor embodying the
hundreds present invention wherein junction isolation is em-
It is also possible to make transistors according to the ployed
present invention which operate with very low leakage 45 FIG 2 is a sectional view of the transistor on the line
current. One series of transistors fabricated in accor- ^ * °* FIG 1.
dance with the present technique operated at voltages F108 3 through 7 are step-by-step diagrams showing
as low as 1.0 to 14 volts. The saturated collector- the method of making the transistors shown in HGS. 1
emitter voltage V«ts^n was on the order of about 5 mil- an<' 2.
livolts and leakage currents less than 0.9 nanoamperes. 50 FIG- » is a perspective view, partly in section, of a
Thus, such transistors are entirely practical for use at transistor similar to that shown in FIGS. 1 and 2 except
very low battery voltages such as a single mercury cell that dielectric isolation is employed
which is frequently used for biological implants FIG 9 is a sectional view of a transistor embodying
The lowest voltage transistors made in accordance the present invention wherein the circuit elements have
with the present invention are able to operate at full been isolated by etching
scale from extremely low voltage sources such as ther- FIG. 10 shows the start of fabrication of a structure
mocouples, piezoelectric devices, or wireless indue- by etch isolation wherein two epitaxially grown layers
tion. are first formed on the substrate
Since the transistors of the present invention operate FIG 11 shows emitter contact in an etch-isolated
at very low voltages, diffused integrated microcircuits transistor wherein the contact is made by diffusion
are possible with component densities of 103 times FIG. 12 is similar to FIG 11 except that emitter con-
greater than the present discrete component transistor tact is by differential etching
systems if operated with available batteries. FIG. 13 is a sectional view of another embodiment of
Since the transistors of the present invention are of
 65 the invention, particularly adapted for high voltage ap-
coaxial construction, by employing equal doping levels plication.
in the collector and emitter, bilateral symmetry is ob- FIG. 14 is a sectional view of a transistor embodying
tained so that the collector and emitter connections the present invention having bilateral symmetry.
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FIGS 15 and 16 illustrate successive steps in fabri- In this embodiment, the substrate was shown as a P
eating the structure of FIG. 13. material and the first epitaxial layer as N material re-
DFSr RIPTION OF THE PRFFERRFD qUmng ** SeC°nd ePitaxiaI laver to be a P materlal andDESCRIPTION OF THE PREFERRED
 the first lsolat|on dHftlslon ls a p diffusion and the sec-
EMBODIMENTS
 5 ond lsolatlon diffusion is an N diffusion. This makes the
FIGS 1 and 2 show a preferred embodiment of the emitter N material, the base P material, and the collec-
present invention, while FIGS 3 through 7 show the tor N material Thus, the transistor is an NPN device
method of fabricating such a transistor In this embodi- Naturally, the situation could be reversed and the N
ment of the transistor, an NPN structure is illustrated material could be changed to P and the P to N to pro-
and will be described, although it will be obvious to 10 vide a PNP transistor if this is desired,
those skilled in the art that the transistor might be a In the embodiment illustrated thus far, junction isola-
PNP. tion has been used between adjacent devices such as
The substrate consists of a single crystal of P type sih- transistors and diodes In the embodiment shown in
con 16 and this can suitably be from 5 to 10 mils in FIG. 8, dielectric isolation has been shown between cir-
thickness. On top of this is an epitaxial layer which has 1S «m elements. Dielectric isolation uses less complex
been doped to the N plus condition 18 and this is suit- diffusion schedules but a different mechanical process-
ably about 10 microns thick This forms the submerged ln8 technology. The details of forming this dielectric
emitter which constitutes the crux of the present inven- isolation are not shown because they are standard in
tion An emitter connector is provided at 20. Above the industry. The only difference from conventional
this is a P doped layer 22 which constitutes the base 20 Police is that the dielectric isolation uses the original
and this has a base connection at 24. The collector con- substrate 52 for the base material 53, the epitaxial layer
sists of a coaxial square 26 of an N doped material hav- S4 for ^ emltter' and a diffusion for the collector 56,
ing a connector contact 28. It will be seen that in this a11 »» 1S shown ln nG- 8- The ^electric isolation 58 of
embodiment of the invention the substrate material 16 ,. silicon dloxide completely surrounds the active device,
extends to the surface and completely surrounds the 25 Another m*thod of isolat'on » to ufe, an owd« Iayer
transistor structure so that the transistor is effectively to "P"*6 ^ P°°Is ln the '^f5!31 lavers- Thls re'
isolated from adjacent devices on the same chip. *»ulres on'cv a reverse junction isolation to separate the
This method of fabricating the structure will now be emitters
 K
S
"
ch a
 transistor is shown ,n FIG 9, and suit-
descnbed in detail For clarity, different numbers are
 30 ^l?™*^ ^ If""/'"8 *e "T ™ V,"
used ,n these fabrication diagrams to avoid confusion 3° fIGS 10' "'j»d "•FIGS " and 2 showin* «*» dlf'
. . j u * .u «• i » ». • ferent methods of forming the emitter contact. Here,
where changes are made before the final structure is • t. „ • _ * • , * j •••
. , _
6
 . . v. . i „
 v u one starts with a P substrate 66 and an epitaxia ayerachieved Further, the substrate layer P is shown much
 N a ^ *
thinner than ,t actually is since only the upper layers
 Q ^ ^
are of interest with respect to the present invention
 35 plus deposit 74 is made on ^ P*pltaxial layer for the
For instance, m a practical embodiment of the mven- emitter connection ^d then each transistor is sepa-
tion. the substrate was on the order of 10 mils m thick- ^
 e down mto ^ p substrate and ^J^
ness while all of the layers added to the substrate con-
 fe subse t oxldatlon to produce a fllm of SlO, 72
stituted only from 2 to 8 microns. betweTi t^t^circuTT^Ierfiintsrin FIG. 11 the emitter
One starts with a suitable P silicon substrate 30 and 40
 contact is made by diffusion, bringing the N material
on this is grown an epitaxial layer 32 of N plus doped
 {o the surface M at ?4 whUe in FIG n the emitter
material Next, as is shown in FIG 4, a P plus isolation
 CQntact .g ^ ^ fey differentia] etching as a, 76.
deposit is made on the N plus layer as indicated at 34. ^
 advantage of Ae etch oxide i^uon proce8S Hes
A second epitaxial P layer 36 is now grown over the
 m Ae reductlon of Ae reverse biased junction coupling
original N plus epitaxial layer as is shown in FIG 5. 45
 between ^ coUectors and bases of the transistors and
Also shown in FIG 5 is the fact that during the growth
 the rest of ^ drcult o^ ^ emitter -K lsoiated by a
of the second epitaxial layer, the initial isolation layer
 reverse bias junction, while the collector and the base
34 diffuses into the new P epitaxial layer as at 38 and ^
 weU Me isolated by dielectric material. This method
also diffuses almost all of the way through the original
 nas ^e advantages of dielectric isolation but the ease
N plus epitaxial layer as at 40. The N plus layer for the 50
 of conventional fabrication. It also improves high fre-
em itter connection is now diffused at 42 and this diffu- quency performance and reduces parasitic feedback
sion causes the P plus isolation layer, previously desig- THIS type
 of isolation makes possible the breadboardmg
nated 34, to further diffuse in both directions and to
 of circuits by conventional methods since there would
provide a connection with the P epitaxial layer as at 43 be a one-to-one correspondence between components
and down to the P substrate at 44. This, of course, iso- 33 in the monolithic circuit and the breadboard,
lates the P substrate so that no further isolation of the in FIG. 13 there are shown the essential features of
active device from other devices on the same chip is the transistor of the present invention when one desires
necessary Now one makes an N diffusion 46 for the to have a transistor with bilateral symmetry. This Iran-
collector which also causes the N plus deposit 42 to dif- sistor has a collector 80 and an emitter 82 which are
fuse to the N plus substrate as at 47. In addition, a P both equally and uniformly doped at 10'" to 10'*
plus channel stop as at 48, FIGS. 1 and 2, may be dif- atoms/cm3. If this is to be an NPN type, antimony
fused into base 22. If desired, an Sid insulating strip would be a suitable dopant, while if it is PNP, boron
may be laid down over channel stop 48 and the imme- would be a suitable dopant. The base 84 is doped at a
diately adjacent PN junctions. At this point the transis- ,, level about 1017 atoms/cm3 Of course, it is of theoppo-
tor is essentially complete and it requires only metaliz- site conductivity type The essential feature of this con-
ing contacts thereon, as is well known to those skilled struction shown in RG 13 is that a very high gain and
in the art, to complete the structure low breakdown voltages may be obtained using these
3,760,239
impurity dopant levels and the inverted coaxial geome-
try Since the dopant level of both the collector and the
emitter are equal, the transistor is truly bilateral and
the emitter and collector connections can be reversed.
The emitter connection is not shown and can be made 5
as described above or can be made through the sub-
strate
In FIG 14 a transistor particularly adapted for high
voltage with low collector-emitter voltage saturation is
shown FIGS 15 and 16 show steps in making this tran- 10
sistor. The fabrication starts with a substrate of P mate-
rial 86 and on this is grown an N plus epitaxial layer 88.
A second epitaxial P layer is now grown as at 90. This
is followed by a third epitaxial collector N layer 92. A
P-type diffusion is now started at 94 and, as is shown 15
in FIG. 16, eventually connects to the P layer as is
shown at 94A Now an N plus diffusion is made at 96
to the N layer to form the collector connection. This
produces the transistor shown in FIG. 14 wherein the
base connection is shown at 94B, the collector at 96B, 20
and the emitter at 88B. The emitter connection is not
shown in this figure but could be made by any of the
methods discussed earlier
The important feature of the present invention is the
coaxial nature of the design with the emitter on the 25
outer edges with the base like a bowl with a center stem
and pedestal and with the stem protruding through the
collector to form the base connector. The effective col-
lector base-emitter depletion region, where minority
carriers must traverse, is the pedestal Practically all of 30
the minority carrier injection from the emitter comes
from the bottom of the bowl or pedestal part of the
base The base surrounds the collector and the collec-
tor surrounds the base stem as shown and the region of
the emitter-collector depletion region has a very high 35
minority carrier injection efficiency.
Part of the base between the emitter and the collec-
tor on the surface is covered with an oxide over a sup-
pression ring The levels of impurity in the emitter and
base follow a conventional pattern In the preferred 40
embodiments of the transistor, the emitter resistivity is
about 0. IS ohm-cm, to 0.005 ohm-cm, and the base re-
sistivity is about 0.1 to 0.5 ohm-cm.
The transistors of the present invention have a very
high current gain Even the early models produced 45
gains of from 900 to 3,500 They had a high current
gain at a very low current The small size of the transis-
tor and coaxial construction provide for a very high fre-
quency operation Units have shown gain bandwidth
products in the order of low gigacycles. 50
In some embodiments of the invention a sinking fea-
ture of the design is the bilateral characteristic The
collector can be used as an emitter and the emitter can
be used as a collector because of the comparable dop-
ing level. This has a very distinct advantage in high den- 55
sity microcircuits because it increases the circuit design
and layout design freedom
The reason for these characteristics is twofold The
unique geometry combined with high dopant levels in
both the collector and the emitter makes the bilateral
operation possible Also, the high dopant levels signifi-
cantly improve the base transport factor. This, in turn,
provides high current gain. The base transport factor
and the current gain are further increased by the favor-
able effect of the unique transistor geometry on the
base spreading resistance. In addition, when an applica-
tion does not require bilateral operation, a lightly
doped collector region may be used permitting higher
breakdown voltages and super beta current gains in a
unidirectional mode.
We claim:
1. An improved transistor comprising in combina-
tion:
a substrate of a semiconductor substance,
an epitaxial emitter layer grown on said substrate,
said layer being of a first conductivity type,
a base layer of a second conductivity type grown as
an epitaxial layer on said emitter layer, said base
layer having a center arm and a peripheral edge,
both extending upwardly and through the top sur-
face of said transistor,
a collector of a first conductivity type completely sur-
rounding said arm of the base and extending to said
edge of the base,
whereby the edge of said base and said collector are
coaxial around said arm
2. The structure of claim 1 wherein said transistor is
isolated from other devices on the same substrate by
means of a semiconductor material surrounding the
emitter and being of the opposite conductivity type
from said emitter.
3. The structure of claim 1 wherein said transistor is
isolated from other devices on the same substrate by
means of a dielectric layer surrounding the emitter
4. The structure of claim 3 wherein said layer is sili-
con dioxide
5. The structure of claim 1 wherein said transistor is
isolated from other devices on the same substrate by a
gap completely surrounding the edges of the emitter,
said gap extending into the substrate.
6. The structure of claim 1 wherein the peripheral
edge of the emitter extends to the top surface of the
transistor with an emitter contact on said top surface.
7. The structure of claim 1 wherein contact is made
to the emitter from the bottom of the substrate
8. The structure of claim 1 wherein the emitter and
the collector are formed by doping the substrate mate-
rial to the same level whereby the emitter and the col-
lector connections can be reversed
60
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